

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspio.gov

TI-36795 EXAM	7727	
EXAM	IINER	
	EXAMINER	
DICKEY, THOMAS L		
ART UNIT	PAPER NUMBER	
2826		
ART UNIT PAPER NUM		

DATE MAILED: 05/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

				μ		
•		Application No.	Applicant(s)	7		
		10/814,673	IRWIN ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Thomas L. Dickey	2826			
Period fe	The MAILING DATE of this communication a or Reply	ppears on the cover sheet w	ith the correspondence addres	SS		
THE - Exte after - If th - If NO - Failt Any	MORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION ensions of time may be available under the provisions of 37 CFR 17 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a red operiod for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by stature to reply within the set or extended period for reply will, by stature to received by the Office later than three months after the mail and patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a reply within the statutory minimum of thind will apply and will expire SIX (6) MON ate, cause the application to become AE	eply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this commu BANDONED (35 U.S.C. § 133).	nication.		
Status						
1) 🔀	Responsive to communication(s) filed on 30	March 2005				
2a)□		is action is non-final.				
3)	/		ers, prosecution as to the me	rite is		
٠,٣	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
	Claim(s) <u>1-34</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) <u>11-20</u> is/are allowed.					
6)⊠	☑ Claim(s) <u>1-10 and 31</u> is/are rejected.					
7)						
8)🖂	Claim(s) 21-30 and 32-34 are subject to rest	riction and/or election requir	rement.			
Applicat	ion Papers					
9)[The specification is objected to by the Examir	ner.				
	☑ The drawing(s) filed on <u>21 June 2004</u> is/are: a)☑ accepted or b)☐ objected to by the Examiner.					
	Applicant may not request that any objection to th					
	Replacement drawing sheet(s) including the corre			121(d).		
11)	The oath or declaration is objected to by the E		- · ·	• •		
Priority (under 35 U.S.C. § 119					
	Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Bures	nts have been received. nts have been received in A ority documents have been	pplication No	ge		
* (See the attached detailed Office action for a lis		received.			
Attachmen	• •					
	te of References Cited (PTO-892)		ummary (PTO-413)			
3) 🔲 Infori	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	_	s)/Mail Date nformal Patent Application (PTO-152))		

Application/Control Number: 10/814,673

Page 2

Art Unit: 2826

DETAILED ACTION

Election/Restriction

1. Applicant's election without traverse of Group II, claims 1-20 and 31, in the Paper filed 03/30/05 is acknowledged.

Oath/Declaration

2. The oath/declaration filed on 06/21/2004 is acceptable.

Drawings

3. The formal drawings filed on 06/21/2004 are acceptable.

Priority

4. Applicants have made no claim for priority.

Information Disclosure Statement

5. If applicant is aware of any relevant prior art, he/she requested to cite it on form PTO-1449 in accordance with the guidelines set forth in M.P.E.P. 609.

Application/Control Number: 10/814,673

Art Unit: 2826

Claim Rejections - 35 USC § 102

Page 3

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form

the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United

States.

A. Claims 1-3,6-8, and 10 are rejected under 35 U.S.C. 102(b) as being anticipated

by TOHYAMA (5,710,447).

With regard to claims 1-3 and 6 Tohyama discloses a Schottky diode with a semi-

conductor substrate 1 including Si; a first metal area 14a including PtSi coupled to said

semiconductor substrate 1; a barrier layer 15 including SiO₂ coupled to said first metal

area 14a; and a second metal area 16 coupled to said barrier layer 15. Note figure 7B

and column 7 lines 35-43 of Tohyama.

With regard to claims 7,8, and 10 Tohyama discloses a Schottky diode with a semi-

conductor substrate 1 including Si; a first metal area 14a including PtSi coupled to said

semiconductor substrate 1; and a second metal area 16 coupled to said first metal area

14a. Note figure 7B and column 7 lines 35-43 of Tohyama.

B. Claims 1,2,4,6-8, and 10 are rejected under 35 U.S.C. 102(b) as being antici-

pated by WEI et al. (4,672,412).

With regard to claims 1,2,4, and 6 Wei et al. discloses a Schottky diode with a semi-

conductor substrate 42 including Si; a first metal area 46 including PtSi coupled to said

semiconductor substrate 42; a barrier layer 50 including SiN coupled to said first metal

Art Unit: 2826

area 46; and a second metal area 54 coupled to said barrier layer 50. Note figure 3 and column 7 lines 5-14,29,36, and 37 of Wei et al.

With regard to claims 7,8, and 10 Wei et al. discloses a Schottky diode with a semi-conductor substrate 42 including Si; a first metal area 46 including PtSi coupled to said semiconductor substrate 42; and a second metal area 54 coupled to said first metal area 46. Note figure 3 and column 7 lines 5-14,29,36, and 37 of Wei et al.

C. Claims 1,2, and 5-10 are rejected under 35 U.S.C. 102(b) as being anticipated by IRANMANESH ET AL. (5,059,555).

With regard to claims 1,2,5, and 6 Iranmanesh et al. discloses a Schottky diode with a semiconductor substrate 14 including Si; a first metal area 52 including PtSi coupled to said semiconductor substrate 14; a barrier layer 54 coupled to said first metal area 52; and a second metal area 51 including TiSi₂ coupled to said barrier layer 54. Note figure 1, column 4 lines 66-67, column 5 lines 51-53 and 63, and column 6 lines 1-14 of Iranmanesh et al.

With regard to claims 7-10 Iranmanesh et al. discloses a Schottky diode with a semiconductor substrate 14 including Si; a first metal area 52 including PtSi coupled to said semiconductor substrate 14; and a second metal area 51 including TiSi₂ coupled to said first metal area 52. Note figure 1, column 4 lines 66-67, column 5 lines 51-53 and 63, and column 6 lines 1-14 of Iranmanesh et al.

D. Claim 31 is rejected under 35 U.S.C. § 102(b) as being anticipated by LOH-STROH (4,595,942).

Art Unit: 2826

Lohstroh discloses an integrated circuit with a first Schottky diode 7 having a voltage drop (VD2) of 500 mV, which is more than .1% different from 350 mV, the voltage drop (V D1) of a second Schottky diode 6. Note figure 1 and column 4 lines 43-45 of Lohstroh.

The applicant's claim 31 does not distinguish over the Lohstroh reference regardless of the process used to form the integrated circuit, because only the final product is relevant, not the recited process of forming a barrier layer over said semiconductor substrate, forming a first patterned photoresist layer over said semiconductor substrate, said first patterned photoresist layer exposing different portions of a first Schottky diode and a second Schottky diode locations, forming a first metal layer over said semiconductor substrate, removing said first patterned photoresist layer; annealing said semiconductor substrate to form areas of reacted first metal and areas of un-reacted first metal, removing selected areas of said un-reacted first metal; forming a second patterned photoresist layer over said semiconductor substrate; said second patterned photoresist layer exposing different portions of said first Schottky diode and said second Schottky diode locations, f forming a second metal layer over said semiconductor substrate, removing said second patterned photoresist layer, and annealing said semiconductor substrate to form areas of reacted second metal and areas of un-reacted second metal.

Note that a "product by process" claim is directed to the product per se, no matter how actually made. In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re

Art Unit: 2826

Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al., 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above caselaw makes clear. See also MPEP 706.03(e).

Allowable Subject Matter

7. Claims 11-20 are allowed over the references of record because none of these references disclosed or can be combined to yield the claimed invention such as an integrated circuit comprising a semiconductor substrate; a first Schottky diode coupled to said semiconductor substrate, said first Schottky diode having a first amount of a first metal coupled to said semiconductor substrate and a second amount of a second metal coupled to said first amount of a first metal; and a second Schottky diode coupled to said semiconductor substrate, said second Schottky diode having a third amount of said first metal coupled to said semiconductor substrate and a fourth amount of said second metal coupled to said third amount of said first metal; wherein said first amount is at least .1 % more than said third amount and said second amount is at least .1 % more than said fourth amount, as recited in claims 11 and 17.

Application/Control Number: 10/814,673 Page 7

Art Unit: 2826

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thomas L. Dickey Patent Examiner Art Unit 2826

05/05